Dp 397 en
Connection of fast serial communication bus to PowerPC processor
Author: Hrouda Michal
This diploma thesis describes method for FPGA configuration by peripheral of Power PC processor, its connection to processor external memory bus. For tests of previous tasks, the test application in PikeOS system have been written. This application communicates via FPGA with modules connected by PIRANHA serial bus.
- Hrouda Michal, mailto:email@example.com